Leon Processor Architecture Implementation with LISA
نویسنده
چکیده
This paper presents the machine description language LISA for the generation of bit and cycle accurate models of LEON processors. Depending on a behavioral operation description, the architectural specification and pipeline operations of modern LEON processors can be successfully implemented. The behavioral model LISA of includes other architecture related information like the instruction set. Also the information provided by LISA models enables automatic generation of simulators. It is mainly focused on ADL based verification of Leon processor. Keywords-LISA, Leon processor, Verification
منابع مشابه
A Pipelined SoPC Architecture for 2.5 Gbps Network Processing
This paper presents the architecture and implementation of a 2.5 Gbps Programmable Point-toPoint-Protocol Processor (P) on a Virtex II FPGA. A 32bit wide pipelined processor circuit is implemented for layer 2 frame processing and a Leon processor core is embedded for higher layer PPP control protocol processing. An AMBA bus interface is used to interlink the Leon processor to the hardware frame...
متن کاملModelling with LISA- A Powerful Machine Description Language
The development of application specific instruction set processors comprises several design phases: architecture exploration, software tools design, system verification and design implementation. The LISA processor design platform (LPDP) based on machine descriptions in the LISA language provides one common environment for these design phases. Required software tools for architecture exploratio...
متن کاملDesign and Implementation of Field Programmable Gate Array Based Baseband Processor for Passive Radio Frequency Identification Tag (TECHNICAL NOTE)
In this paper, an Ultra High Frequency (UHF) base band processor for a passive tag is presented. It proposes a Radio Frequency Identification (RFID) tag digital base band architecture which is compatible with the EPC C C2/ISO18000-6B protocol. Several design approaches such as clock gating technique, clock strobe design and clock management are used. In order to reduce the area Decimal Matrix C...
متن کاملA Cost-Efficient RISC Processor Platform for Real Time Audio Applications
A platform architecture for real time audio applications based on the open source LEON RISC processor and an audio development board based on an FPGA implementation of this platform are presented. Emphasis is on audiospecific extensions of the LEON architecture. In particular, a Floating Point Unit (FPU) for the LEON CPU and a multi-standard audio interface block were implemented. Innovative as...
متن کاملDesign and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)
Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...
متن کامل